The Verification Engineer’s primary job function is to work with other team members to develop test plans and verify the RTL designs.


  • B.S. or M.S. in Electrical Engineering or equivalent
  • 5 to 10 years of design verification experience
  • Experience with verification of modules from test plan to regression
  • Knowledge of Verilog, SystemVerilog, UVM, and Synopsys VCS


Click here to apply for this position